Alliance Memory SDRAM 512 MB Surface, 54-Pin 16 bit TSOP
- RS庫存編號:
- 230-8425
- 製造零件編號:
- AS4C32M16SB-7TCN
- 製造商:
- Alliance Memory
此圖片僅供參考,請參閲產品詳細資訊及規格
可享批量折扣
小計(1 托盤,共 108 件)*
TWD40,780.80
(不含稅)
TWD42,819.84
(含稅)
訂單超過 $1,300.00 免費送貨
暫時缺貨
- 108 件從 2026年2月02日 起裝運發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位 | 每單位 | 每托盤* |
|---|---|---|
| 108 - 216 | TWD377.60 | TWD40,780.80 |
| 324 + | TWD366.30 | TWD39,560.40 |
* 參考價格
- RS庫存編號:
- 230-8425
- 製造零件編號:
- AS4C32M16SB-7TCN
- 製造商:
- Alliance Memory
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Alliance Memory | |
| Product Type | SDRAM | |
| Memory Size | 512MB | |
| Organisation | 32M x 16 Bit | |
| Data Bus Width | 16bit | |
| Address Bus Width | 13bit | |
| Number of Bits per Word | 16 | |
| Maximum Clock Frequency | 166MHz | |
| Maximum Random Access Time | 5.4ns | |
| Number of Words | 8K | |
| Mount Type | Surface | |
| Package Type | TSOP | |
| Pin Count | 54 | |
| Minimum Operating Temperature | 0°C | |
| Maximum Operating Temperature | 70°C | |
| Standards/Approvals | No | |
| Length | 22.35mm | |
| Height | 1.2mm | |
| Width | 10.29 mm | |
| Maximum Supply Voltage | 3.6V | |
| Automotive Standard | No | |
| Minimum Supply Voltage | 3V | |
| 選取全部 | ||
|---|---|---|
品牌 Alliance Memory | ||
Product Type SDRAM | ||
Memory Size 512MB | ||
Organisation 32M x 16 Bit | ||
Data Bus Width 16bit | ||
Address Bus Width 13bit | ||
Number of Bits per Word 16 | ||
Maximum Clock Frequency 166MHz | ||
Maximum Random Access Time 5.4ns | ||
Number of Words 8K | ||
Mount Type Surface | ||
Package Type TSOP | ||
Pin Count 54 | ||
Minimum Operating Temperature 0°C | ||
Maximum Operating Temperature 70°C | ||
Standards/Approvals No | ||
Length 22.35mm | ||
Height 1.2mm | ||
Width 10.29 mm | ||
Maximum Supply Voltage 3.6V | ||
Automotive Standard No | ||
Minimum Supply Voltage 3V | ||
The Alliance Memory 512Mb SDRAM is a high-speed CMOS synchronous DRAM containing 512 Mbits. It is internally configured as 4 Banks of 8M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command.
Auto Refresh and Self Refresh
8192 refresh cycles/64ms
CKE power down mode
Single +3.3V ±0.3V power supply
相關連結
- Alliance Memory AS4C32M16SB-7TCN 200MHz 54-Pin TSOP
- Alliance Memory AS4C32M16SB-7TIN 200MHz 54-Pin TSOP
- Alliance Memory AS4C4M16SA-7TCN 200MHz 54-Pin TSOP
- Alliance Memory AS4C16M16SA-7TCN 166MHz 54-Pin TSOP
- Alliance Memory AS4C8M16SA-7TCN 166MHz 54-Pin TSOP
- Alliance Memory AS4C1M16S-7TCN 143MHz 50-Pin TSOP
- Alliance Memory AS4C4M16SA-6TIN 200MHz 54-Pin TSOP
- Alliance Memory AS4C4M16SA-7BCN 200MHz 54-Pin FBGA
