onsemi, Logic Level Translator Translator 2 ECL to LVTTL, 8-Pin SOIC

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 管,共 98 件)*

TWD26,969.60

(不含稅)

TWD28,318.08

(含稅)

Add to Basket
選擇或輸入數量
有庫存
  • 加上 1,666 件從 2026年4月27日 起發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。

單位
每單位
每管*
98 - 98TWD275.20TWD26,969.60
196 +TWD266.90TWD26,156.20

* 參考價格

RS庫存編號:
186-8831
製造零件編號:
MC100EPT25DG
製造商:
onsemi
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

onsemi

Product Type

Logic Level Translator

Direction Type

Uni-Directional

Logic Family

ECL

Maximum Propagation Delay Time @ CL

2ns

Mount Type

Surface

Package Type

SOIC

Number of Elements per Chip

2

Output Type

LVTTL

Pin Count

8

Logic Function

Translator

Maximum Low Level Output Current

24mA

Minimum Supply Voltage

3V

Maximum High Level Output Current

-3mA

Maximum Supply Voltage

3.6V

Translation

ECL to LVTTL

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Standards/Approvals

No

Series

MC100EPT2

Height

1.5mm

Length

5mm

Automotive Standard

No

The MC100EPT25 is a Differential LVECL/ECL to LVTTL translator. This device requires +3.3V, -3.3V to -5.2V, and ground. The small outline 8-lead SOIC package and the single gate of the EPT25 make it ideal for applications which require the translation of a clock or data signal.

The VBB output allows the EPT25 to also be used in a single-ended input mode. In this mode the VBB output is tied to the D input for a inverting buffer or the D input for a non-inverting buffer. If used, the VBB pin should be bypassed to ground with at least a 0.01 μF capacitor.

1.1ns Typical Propagation Delay

Maximum Frequency > 275 MHz Typical

Operating Range: VCC = 3.0 V to 3.6 V, VEE = -5.5 V to -3.0 V, GND = 0 V

24mA TTL outputs

Q Output will default LOW with inputs open or at GND

VBB Output

Open Input Default State

Safety Clamp on Inputs

Pb-Free Packages are Available

相關連結