Infineon S27KL0642DPBHI020 SDRAM 64 MB Surface, 24-Pin 8 bit FBGA-24 Ball

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 托盤,共 338 件)*

TWD31,974.80

(不含稅)

TWD33,573.54

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2026年6月15日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
每托盤*
338 - 676TWD94.60TWD31,974.80
1014 +TWD92.70TWD31,332.60

* 參考價格

RS庫存編號:
273-7512
製造零件編號:
S27KL0642DPBHI020
製造商:
Infineon
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

Infineon

Memory Size

64MB

Product Type

SDRAM

Data Bus Width

8bit

Maximum Clock Frequency

200MHz

Number of Bits per Word

16

Mount Type

Surface

Package Type

FBGA-24 Ball

Pin Count

24

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

105°C

Height

1mm

Standards/Approvals

No

Series

S27K

Length

6mm

Width

8 mm

Supply Current

360μA

Automotive Standard

AEC-Q100 Grade 2 & 3

Maximum Supply Voltage

3.6V

Minimum Supply Voltage

1.8V

The Infineon DRAM is a high speed CMOS, self refresh DRAM, with HYPERBUS interface. The DRAM array uses dynamic cells that require periodic refresh. Refresh control logic within the device manages the refresh operations on the DRAM array when the memory is not being actively read or written by the HYPERBUS interface master. Since the host is not required to manage any refresh operations, the DRAM array appears to the host as though the memory uses static cells that retain data without refresh. Hence, the memory is more accurately described as Pseudo Static RAM.

200 MHz maximum clock rate

Data throughput up to 400 MBps

Bidirectional read write data strobe

Automotive AEC Q100 Grade 2 and 3

Optional DDR centre aligned read strobe

DDR transfers data on both edges of the clock

相關連結