STMicroelectronics STM32WL55CCU6, 32 bit, STM32WL55/54xx Microcontroller, 48 MHz, 64kB FLASH, 48-Pin ECOPACK

此圖片僅供參考，請參閲產品詳細資訊及規格

查看所有Microcontrollers
暫時無法供應
抱歉，我們不知道何時會到貨。
RS庫存編號:
210-8300
製造零件編號:
STM32WL55CCU6
製造商:
STMicroelectronics
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

STMicroelectronics

Series

STM32WL55/54xx

Product Type

Microcontroller

Package Type

ECOPACK

Mount Type

Surface

Pin Count

48

Data Bus Width

32bit

Program Memory Size

64kB

Maximum Clock Frequency

48MHz

RAM Size

64kB

Maximum Supply Voltage

3.6V

Maximum Power Dissipation Pd

392mW

Minimum Operating Temperature

-40°C

Analogue Comparators

2

DACs

2 x 12 Bit

Maximum Operating Temperature

105°C

Standards/Approvals

No

Height

0.6mm

Width

7.1 mm

Length

7.1mm

Minimum Supply Voltage

1.8V

Number of Timers

2

ADCs

1 x 2 Bit

Program Memory Type

FLASH

Instruction Set Architecture

RISC

Automotive Standard

No

The STM32WL55/54xx long-range wireless and ultra-low-power devices embed a powerful and ultra-low-power LPWAN-compliant radio solution, enabling the following modulations: LoRa®, (G)FSK, (G)MSK, and BPSK.

The LoRa® modulation is available in STM32WLx5xx only.

These devices are designed to be extremely low-power and are based on the high-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 48 MHz. This core implements a full set of DSP instructions. It is complemented by an Arm® Cortex®-M0+ microcontroller. Both cores implement an independent memory protection unit (MPU) that enhances the application security.

The devices embed high-speed memories (256-Kbyte Flash memory, 64-Kbyte SRAM), and an extensive range of enhanced I/Os and peripherals.

The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection and proprietary code readout protection.

In addition, the STM32WL55/54xx devices support the following secure services running on Arm® Cortex-M0+: unique boot entry capable, secure sub-GHz MAC layer, secure firmware update, secure firmware install and storage and management of secure keys.

These devices offer a 12-bit ADC, a 12-bit DAC low-power sample-and-hold, two ultra-low-power comparators associated with a high-accuracy reference voltage generator.

The devices embed a low-power RTC with a 32-bit sub-second wakeup counter, one 16-bit single-channel timer, two 16-bit four-channel timers (supporting motor control), one 32-bit four-channel timer and three 16-bit ultra-low-power timers.

These devices also embed two DMA controllers (7 channels each) allowing any transfer combination between memory (Flash memory, SRAM1 and SRAM2) and peripheral, using the DMAMUX1 for flexible DMA channel mapping.

Radio

  • Frequency range: 150 MHz to 960 MHz

  • Modulation: LoRa®, (G)FSK, (G)MSK and BPSK

  • RX sensitivity: –123 dBm for 2-FSK(at 1.2 Kbit/s), –148 dBm for LoRa® (at 10.4 kHz, spreading factor 12)

  • Transmitter high output power, programmable up to +22 dBm

  • Transmitter low output power, programmable up to +15 dBm

  • Compliant with the following radio frequency regulations such as ETSI EN 300 220, EN 300 113, EN 301 166, FCC CFR 47 Part 15, 24, 90, 101 and the Japanese ARIB STD-T30, T-67, T-108

  • Compatible with standardized or proprietary protocols such as LoRaWAN®, Sigfox™, W-MBus and more (fully open wireless system-on-chip)

    • Ultra-low-power platform

  • 1.8 V to 3.6 V power supply

  • –40 °C to +105 °C temperature range

  • Shutdown mode: 31 nA (VDD = 3 V)

  • Standby (+ RTC) mode:360 nA (VDD = 3 V)

  • Stop2 (+ RTC) mode: 1.07 μA (VDD = 3 V)

  • Active-mode MCU: < 72 μA/MHz (CoreMark®)

  • Active-mode RX: 4.82 mA

  • Active-mode TX: 15 mA at 10 dBm and 87 mA at 20 dBm (LoRa® 125 kHz)

    • Core

  • 32-bit Arm® Cortex®-M4 CPU

    • Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 48 MHz, MPU and DSP instructions

    1.25 DMIPS/MHz (Dhrystone 2.1)

  • 32-bit Arm®Cortex®-M0+ CPU

    • Frequency up to 48 MHz, MPU

    0.95 DMIPS/MHz (Dhrystone 2.1)

    Security and identification

  • Hardware encryption AES 256-bit

  • True random number generator (RNG)

    • 相關連結