Nexperia, 2 2-Input AND Schmitt Trigger Input Logic Gate, 8-Pin VSSOP
- RS庫存編號:
- 153-2845
- 製造零件編號:
- 74AUP2G08DC,125
- 製造商:
- Nexperia
此圖片僅供參考,請參閲產品詳細資訊及規格
可享批量折扣
小計(1 卷,共 3000 件)*
TWD25,800.00
(不含稅)
TWD27,090.00
(含稅)
訂單超過 $1,300.00 免費送貨
暫時缺貨
- 從 2026年7月31日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位 | 每單位 | 每卷* |
|---|---|---|
| 3000 - 3000 | TWD8.60 | TWD25,800.00 |
| 6000 + | TWD8.40 | TWD25,200.00 |
* 參考價格
- RS庫存編號:
- 153-2845
- 製造零件編號:
- 74AUP2G08DC,125
- 製造商:
- Nexperia
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Nexperia | |
| Product Type | Logic Gate | |
| Logic Function | AND | |
| Mount Type | Surface | |
| Number of Elements | 2 | |
| Number of Inputs per Gate | 2 | |
| Schmitt Trigger Input | Yes | |
| Package Type | VSSOP | |
| Pin Count | 8 | |
| Logic Family | AUP | |
| Input Type | CMOS | |
| Maximum High Level Output Current | -4mA | |
| Minimum Operating Temperature | -40°C | |
| Maximum Propagation Delay Time @ CL | 8.3ns | |
| Maximum Operating Temperature | 125°C | |
| Height | 0.85mm | |
| Maximum Supply Voltage | 3.6V | |
| Series | 74AUP2G | |
| Minimum Supply Voltage | 0.8V | |
| Standards/Approvals | No | |
| Width | 2.4 mm | |
| Length | 2.1mm | |
| Maximum Low Level Output Current | 4mA | |
| Automotive Standard | No | |
| Output Type | ECL | |
| 選取全部 | ||
|---|---|---|
品牌 Nexperia | ||
Product Type Logic Gate | ||
Logic Function AND | ||
Mount Type Surface | ||
Number of Elements 2 | ||
Number of Inputs per Gate 2 | ||
Schmitt Trigger Input Yes | ||
Package Type VSSOP | ||
Pin Count 8 | ||
Logic Family AUP | ||
Input Type CMOS | ||
Maximum High Level Output Current -4mA | ||
Minimum Operating Temperature -40°C | ||
Maximum Propagation Delay Time @ CL 8.3ns | ||
Maximum Operating Temperature 125°C | ||
Height 0.85mm | ||
Maximum Supply Voltage 3.6V | ||
Series 74AUP2G | ||
Minimum Supply Voltage 0.8V | ||
Standards/Approvals No | ||
Width 2.4 mm | ||
Length 2.1mm | ||
Maximum Low Level Output Current 4mA | ||
Automotive Standard No | ||
Output Type ECL | ||
Low-power dual 2-input AND gate, The 74AUP2G08 provides the dual 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Low static power consumption, ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
Multiple package options
相關連結
- Nexperia 74AUP2G08DC Dual 2-Input AND Schmitt Trigger Logic Gate, 8-Pin VSSOP
- Nexperia 74AUP1T08GW-Q100H 2-Input AND Schmitt Trigger Logic Gate
- Nexperia 74AUP1G02GW 5-Pin TSSOP
- Nexperia 74AUP1G32GW 5-Pin TSSOP
- Nexperia 74LVC2G08DC Dual 2-Input AND Logic Gate, 8-Pin VSSOP
- Nexperia 74LVC132APW Quad 2-Input NAND Schmitt Trigger Logic Gate, 14-Pin TSSOP
- Nexperia 74LVC00APW Quad 2-Input NAND Schmitt Trigger Logic Gate, 14-Pin TSSOP
- Nexperia 74HC132D Quad 2-Input NAND Schmitt Trigger Logic Gate, 14-Pin SOIC
