Nexperia 74AUP1T08GW-Q100H 2-Input AND Schmitt Trigger Input Logic Gate, 5-Pin TSSOP-5
- RS庫存編號:
- 240-1725
- 製造零件編號:
- 74AUP1T08GW-Q100H
- 製造商:
- Nexperia
此圖片僅供參考，請參閲產品詳細資訊及規格
可享批量折扣
查看批量定價選項小計（1 包，共 25 件）*
TWD182.50
(不含稅)
TWD191.50
(含稅)
庫存資訊目前無法存取 - 請稍後再回來查看
單位 | 每單位 | 每包* |
|---|---|---|
| 25 - 25 | TWD7.30 | TWD182.50 |
| 50 - 75 | TWD7.20 | TWD180.00 |
| 100 - 225 | TWD7.00 | TWD175.00 |
| 250 - 975 | TWD6.90 | TWD172.50 |
| 1000 + | TWD6.80 | TWD170.00 |
* 參考價格
- RS庫存編號:
- 240-1725
- 製造零件編號:
- 74AUP1T08GW-Q100H
- 製造商:
- Nexperia
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Nexperia | |
| Product Type | Logic Gate | |
| Logic Function | AND | |
| Mount Type | Surface | |
| Number of Inputs per Gate | 2 | |
| Schmitt Trigger Input | Yes | |
| Package Type | TSSOP-5 | |
| Pin Count | 5 | |
| Logic Family | AUP | |
| Minimum Operating Temperature | -40°C | |
| Maximum Propagation Delay Time @ CL | 4.8ns | |
| Maximum High Level Output Current | -4mA | |
| Maximum Operating Temperature | 125°C | |
| Length | 2.25mm | |
| Height | 1.1mm | |
| Minimum Supply Voltage | 2.3V | |
| Maximum Supply Voltage | 3.6V | |
| Standards/Approvals | No | |
| Maximum Low Level Output Current | 4mA | |
| Automotive Standard | AEC-Q100 | |
| 選取全部 | ||
|---|---|---|
品牌 Nexperia | ||
Product Type Logic Gate | ||
Logic Function AND | ||
Mount Type Surface | ||
Number of Inputs per Gate 2 | ||
Schmitt Trigger Input Yes | ||
Package Type TSSOP-5 | ||
Pin Count 5 | ||
Logic Family AUP | ||
Minimum Operating Temperature -40°C | ||
Maximum Propagation Delay Time @ CL 4.8ns | ||
Maximum High Level Output Current -4mA | ||
Maximum Operating Temperature 125°C | ||
Length 2.25mm | ||
Height 1.1mm | ||
Minimum Supply Voltage 2.3V | ||
Maximum Supply Voltage 3.6V | ||
Standards/Approvals No | ||
Maximum Low Level Output Current 4mA | ||
Automotive Standard AEC-Q100 | ||
The Nexperia low-power 2 input AND gate with voltage-level translator provides the single 2-input AND function. This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. It is designed for logic-l
Low static power consumption; ICC1.5 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
相關連結
- Nexperia 2-Input AND Schmitt Trigger Input Logic Gate, 5-Pin TSSOP-5
- Nexperia 5-Pin TSSOP
- Nexperia 5-Pin TSSOP
- Nexperia 5-Pin TSSOP
- Nexperia 74LVC1G86GW 1 2-Input XOR Schmitt Trigger Input Logic Gate, 5-Pin TSSOP
- Nexperia 74AUP1G02GW 1 2-Input NOR Schmitt Trigger Input Logic Gate, 5-Pin TSSOP
- Nexperia 74AUP1G32GW 1 2-Input OR Schmitt Trigger Input Logic Gate, 5-Pin TSSOP
- ROHM 5-Pin SSOP