Nexperia 74AUP1T08GW-Q100H 2-Input AND Schmitt Trigger Input Logic Gate, 5-Pin TSSOP-5

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 包,共 25 件)*

TWD147.50

(不含稅)

TWD155.00

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2,975 件從 2026年6月03日 起裝運發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
每包*
25 - 25TWD5.90TWD147.50
50 - 75TWD5.80TWD145.00
100 - 225TWD5.70TWD142.50
250 - 975TWD5.60TWD140.00
1000 +TWD5.50TWD137.50

* 參考價格

包裝方式:
RS庫存編號:
240-1725
製造零件編號:
74AUP1T08GW-Q100H
製造商:
Nexperia
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

Nexperia

Logic Function

AND

Product Type

Logic Gate

Mount Type

Surface

Number of Inputs per Gate

2

Schmitt Trigger Input

Yes

Package Type

TSSOP-5

Pin Count

5

Logic Family

AUP

Minimum Operating Temperature

-40°C

Maximum Propagation Delay Time @ CL

4.8ns

Maximum High Level Output Current

-4mA

Maximum Operating Temperature

125°C

Width

1.35 mm

Minimum Supply Voltage

2.3V

Standards/Approvals

No

Maximum Supply Voltage

3.6V

Length

2.25mm

Height

1.1mm

Maximum Low Level Output Current

4mA

Automotive Standard

AEC-Q100

The Nexperia low-power 2 input AND gate with voltage-level translator provides the single 2-input AND function. This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. It is designed for logic-l

Low static power consumption; ICC1.5 μA (maximum)

Latch-up performance exceeds 100 mA per JESD 78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of VCC

IOFF circuitry provides partial power-down mode operation

相關連結