Microchip TC4427MJA Low Side Gate Driver 1, 1.5 A 8-Pin 18 V, 8-Pin MSOP/PDIP/SOIC

N

小計(1 管,共 56 件)*

TWD48,014.40

(不含稅)

TWD50,415.12

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2026年3月12日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
每管*
56 +TWD857.40TWD48,014.40

* 參考價格

RS庫存編號:
598-717
製造零件編號:
TC4427MJA
製造商:
Microchip
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

Microchip

Product Type

Gate Driver

Output Current

1.5A

Pin Count

8

Package Type

8-Pin MSOP/PDIP/SOIC

Fall Time

25ns

Driver Type

Low Side

Rise Time

25ns

Minimum Supply Voltage

4.5V

Number of Drivers

1

Maximum Supply Voltage

18V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Width

4.90 mm

Standards/Approvals

No

Height

1.1mm

Series

TC442

Automotive Standard

No

COO (Country of Origin):
TH
The Microchip High speed dual buffer/driver takes your digital design to new heights, boasting outstanding performance and versatility. Designed for driving capacitive loads, it effectively reduces signal degradation over long distances. The integrated low-output impedance allows for faster switching, ideal for interfacing with various logic families. A robust construction ensures reliability, making it a perfect choice for both amateur projects and professional applications. With its compact package, this buffer/driver enhances your design's efficiency while occupying minimal board space. The reduced propagation delay enhances the overall speed of your application, facilitating seamless operation even in complex circuits. This device exemplifies remarkable efficiency, leading to improved system reliability and reduced power consumption.

Designed for improved signal integrity across long distances

Enables rapid switching to accommodate high-speed applications

Low-output impedance enhances driving capacity

Ideal for interfacing with multiple logic families

Compact design reduces space on PCB while maintaining performance

Robust construction ensures durability in diverse operating conditions

Effective in driving capacitive loads with minimal signal loss

相關連結