Renesas Electronics FIFO Memory, 28-Pin PDIP, 7201LA12TPG
- RS庫存編號:
- 262-8979
- 製造零件編號:
- 7201LA12TPG
- 製造商:
- Renesas Electronics
此圖片僅供參考，請參閲產品詳細資訊及規格
可享批量折扣
小計（1 件）*
TWD419.00
(不含稅)
TWD439.95
(含稅)
訂單超過 $1,300.00 免費送貨
最後的 RS 庫存
- 最終 7 個，準備發貨
單位 | 每單位 |
|---|---|
| 1 - 4 | TWD419.00 |
| 5 - 9 | TWD411.00 |
| 10 - 27 | TWD388.00 |
| 28 - 55 | TWD378.00 |
| 56 + | TWD377.00 |
* 參考價格
- RS庫存編號:
- 262-8979
- 製造零件編號:
- 7201LA12TPG
- 製造商:
- Renesas Electronics
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Renesas Electronics | |
| Product Type | FIFO Memory | |
| Organisation | 512 x 9 | |
| Data Bus Width | 9bit | |
| Access Time | 12ns | |
| Mount Type | Surface | |
| Minimum Supply Voltage | 4.5V | |
| Package Type | PDIP | |
| Timing Type | Asynchronous | |
| Pin Count | 28 | |
| Maximum Supply Voltage | 5.5V | |
| Bus Direction | Bi-Directional | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Width | 7.62 mm | |
| Height | 2.79mm | |
| Length | 34.3mm | |
| Standards/Approvals | No | |
| Series | IDT7201LA | |
| Automotive Standard | No | |
| Supply Current | 80mA | |
| Number of Bits per Word | 9 | |
| 選取全部 | ||
|---|---|---|
品牌 Renesas Electronics | ||
Product Type FIFO Memory | ||
Organisation 512 x 9 | ||
Data Bus Width 9bit | ||
Access Time 12ns | ||
Mount Type Surface | ||
Minimum Supply Voltage 4.5V | ||
Package Type PDIP | ||
Timing Type Asynchronous | ||
Pin Count 28 | ||
Maximum Supply Voltage 5.5V | ||
Bus Direction Bi-Directional | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Width 7.62 mm | ||
Height 2.79mm | ||
Length 34.3mm | ||
Standards/Approvals No | ||
Series IDT7201LA | ||
Automotive Standard No | ||
Supply Current 80mA | ||
Number of Bits per Word 9 | ||
- COO (Country of Origin):
- TH
The Renesas Electronics FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a retransmit capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Pin and functionally compatible with 720X family
Low power consumption
Ultra high speed 12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
Auto-retransmit capability
相關連結
- Renesas Electronics FIFO Memory, 28-Pin PDIP
- Renesas Electronics FIFO Memory 7204L12TPG
- Renesas Electronics FIFO Memory 7202LA12TPG
- Renesas Electronics FIFO Memory, 28-Pin PLCC
- Renesas Electronics FIFO Memory 7202LA15JGI
- Renesas Electronics 576 kB FIFO Memory, 28-Pin PLCC
- Renesas Electronics 576 kB FIFO Memory 7208L25JGI
- Renesas Electronics 144 kB FIFO Memory, 32-Pin PLCC