Renesas Electronics 8T49N241-999NLGI Clock Generator, 40-Pin 4 VFQFN

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 件)*

TWD298.00

(不含稅)

TWD312.90

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2026年6月01日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
1 - 122TWD298.00
123 - 244TWD291.00
245 +TWD286.00

* 參考價格

包裝方式:
RS庫存編號:
216-6237
製造零件編號:
8T49N241-999NLGI
製造商:
Renesas Electronics
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

Renesas Electronics

Product Type

Clock Generator

Mount Type

Surface

Package Type

VFQFN

Pin Count

40

Minimum Supply Voltage

2.5V

Maximum Supply Voltage

3.3V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Height

0.9mm

Series

8T49N241

Width

6 mm

Length

6mm

Standards/Approvals

No

Number of Outputs

4

Automotive Standard

No

Maximum Output Frequency

1GHz

The Renesas Electronics 8T49N241 has one fractional-feedback PLL that can be used as a jitter attenuator and frequency translator. It is equipped with one integer and three fractional output dividers, allowing the generation of up to four different output frequencies, ranging from 8kHz to 1GHz. These frequencies are completely independent of each other, the input reference frequencies, and the crystal reference frequency. The device places virtually no constraints on input to output frequency conversion, supporting all FEC rates, including the new revision of ITU-T Recommendation G.709 (2009), most with 0ppm conversion error. The outputs may select among LVPECL, LVDS, HCSL or LVCMOS output levels.

Supports SDH/SONET and Synchronous Ethernet clocks including all FEC rate conversions

0.35ps RMS Typical Jitter (including spurs): 12kHz to 20MHz

Operating Modes: Synthesizer, Jitter Attenuator

Operates from a 10MHz to 50MHz fundamental-mode crystal or a 10MHz to 125MHz external oscillator

Initial holdover accuracy of +50ppb.

Accepts up to 2 LVPECL, LVDS, LVHSTL or LVCMOS input clocks

Accepts frequencies ranging from 8kHz to 875MHz

Auto and manual clock selection with hitless switching

Clock input monitoring including support for gapped clocks

Phase-slope limiting and fully hitless switching options to control output clock phase transients

相關連結