Renesas Electronics 8305AGLF Clock Buffer, 16-Pin 4 TSSOP
- RS庫存編號:
- 216-6206
- 製造零件編號:
- 8305AGLF
- 製造商:
- Renesas Electronics
此圖片僅供參考，請參閲產品詳細資訊及規格
可享批量折扣
小計（1 包，共 2 件）*
TWD529.00
(不含稅)
TWD555.44
(含稅)
訂單超過 $1,300.00 免費送貨
最後的 RS 庫存
- 最終 148 個，準備發貨
單位 | 每單位 | 每包* |
|---|---|---|
| 2 - 22 | TWD264.50 | TWD529.00 |
| 24 - 46 | TWD258.00 | TWD516.00 |
| 48 + | TWD255.00 | TWD510.00 |
* 參考價格
- RS庫存編號:
- 216-6206
- 製造零件編號:
- 8305AGLF
- 製造商:
- Renesas Electronics
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Renesas Electronics | |
| Product Type | Clock Buffer | |
| Mount Type | Surface | |
| Package Type | TSSOP | |
| Pin Count | 16 | |
| Minimum Supply Voltage | 1.5V | |
| Maximum Supply Voltage | 3.3V | |
| Minimum Operating Temperature | 0°C | |
| Maximum Operating Temperature | 70°C | |
| Length | 4mm | |
| Height | 0.9mm | |
| Width | 3.3 mm | |
| Series | 8305A | |
| Standards/Approvals | No | |
| Number of Outputs | 4 | |
| Automotive Standard | No | |
| 選取全部 | ||
|---|---|---|
品牌 Renesas Electronics | ||
Product Type Clock Buffer | ||
Mount Type Surface | ||
Package Type TSSOP | ||
Pin Count 16 | ||
Minimum Supply Voltage 1.5V | ||
Maximum Supply Voltage 3.3V | ||
Minimum Operating Temperature 0°C | ||
Maximum Operating Temperature 70°C | ||
Length 4mm | ||
Height 0.9mm | ||
Width 3.3 mm | ||
Series 8305A | ||
Standards/Approvals No | ||
Number of Outputs 4 | ||
Automotive Standard No | ||
The Renesas Electronics ICS8305 is a low skew, 1-to-4, Differential/ LVCMOS-to-LVCMOS/LVTTL Fanout Buffer. The ICS8305 has selectable clock inputs that accept either differential or single ended input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Outputs are forced LOW when the clock is disabled. A separate output enable pin controls whether the outputs are in the active or high impedance state.
Four LVCMOS / LVTTL outputs, 7 output impedance
Selectable differential or LVCMOS / LVTTL clock inputs
CLK, nCLK pair can accept the following differential input levels:
LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types: LVCMOS,
LVTTL
Maximum output frequency: 350MHz
Output skew: 35ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)