Renesas Electronics 9DB233AGILF Clock Buffer 20-Pin TSSOP
- RS庫存編號:
- 263-7983
- 製造零件編號:
- 9DB233AGILF
- 製造商:
- Renesas Electronics
此圖片僅供參考，請參閲產品詳細資訊及規格
可享批量折扣
小計（1 包，共 2 件）*
TWD297.00
(不含稅)
TWD311.84
(含稅)
添加 10 件 件可免費送貨
有庫存
- 104 件準備從其他地點送貨
**需要更多嗎？**輸入您需要的數量，然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位 | 每單位 | 每包* |
|---|---|---|
| 2 - 8 | TWD148.50 | TWD297.00 |
| 10 - 18 | TWD133.50 | TWD267.00 |
| 20 - 24 | TWD131.50 | TWD263.00 |
| 26 - 72 | TWD126.00 | TWD252.00 |
| 74 + | TWD123.00 | TWD246.00 |
* 參考價格
- RS庫存編號:
- 263-7983
- 製造零件編號:
- 9DB233AGILF
- 製造商:
- Renesas Electronics
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Renesas Electronics | |
| Product Type | Clock Buffer | |
| Maximum Input Frequency | 110MHz | |
| Mount Type | Surface | |
| Package Type | TSSOP | |
| Pin Count | 20 | |
| Number of Outputs | 2 | |
| Minimum Supply Voltage | 3.3V | |
| Maximum Supply Voltage | 4.6V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Width | 4.4 mm | |
| Height | 1.2mm | |
| Series | 9DB233 | |
| Standards/Approvals | RoHS | |
| Length | 6.6mm | |
| Automotive Standard | No | |
| 選取全部 | ||
|---|---|---|
品牌 Renesas Electronics | ||
Product Type Clock Buffer | ||
Maximum Input Frequency 110MHz | ||
Mount Type Surface | ||
Package Type TSSOP | ||
Pin Count 20 | ||
Number of Outputs 2 | ||
Minimum Supply Voltage 3.3V | ||
Maximum Supply Voltage 4.6V | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Width 4.4 mm | ||
Height 1.2mm | ||
Series 9DB233 | ||
Standards/Approvals RoHS | ||
Length 6.6mm | ||
Automotive Standard No | ||
- COO (Country of Origin):
- TW
The Renesas Electronics zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. It is driven by a differential SRC output pair from an IDT main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without spread-spectrum clocking.
SMBus Interface
Selectable PLL bandwidth
Minimizes jitter peaking in downstream PLLs
Cycle-to-cycle jitter < 50ps
Output-to-output skew < 50 ps
PCIe Gen3 phase jitter < 1.0ps RMS
相關連結
- Renesas Electronics 9DB233AGILF Clock Buffer 20-Pin TSSOP
- Renesas Electronics Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGLF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 5PB1110PGGI Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGLFT Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DB102BGLFT PLL Clock Buffer 20-Pin TSSOP-20
- Renesas Electronics Clock Buffer 28-Pin TSSOP
- Renesas Electronics Clock Buffer 48-Pin TSSOP