onsemi, Logic Level Translator Translator 2 ECL to LVTTL, 8-Pin SOIC
- RS庫存編號:
- 186-9227P
- 製造零件編號:
- MC100EPT25DG
- 製造商:
- onsemi
此圖片僅供參考，請參閲產品詳細資訊及規格
可享批量折扣
小計 25 件 (以管提供)*
TWD8,325.00
(不含稅)
TWD8,741.25
(含稅)
庫存資訊目前無法存取 - 請稍後再回來查看
單位 | 每單位 |
|---|---|
| 25 - 48 | TWD333.00 |
| 49 + | TWD329.00 |
* 參考價格
- RS庫存編號:
- 186-9227P
- 製造零件編號:
- MC100EPT25DG
- 製造商:
- onsemi
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | onsemi | |
| Logic Family | ECL | |
| Direction Type | Uni-Directional | |
| Product Type | Logic Level Translator | |
| Maximum Propagation Delay Time @ CL | 2ns | |
| Mount Type | Surface | |
| Package Type | SOIC | |
| Number of Elements per Chip | 2 | |
| Pin Count | 8 | |
| Output Type | LVTTL | |
| Logic Function | Translator | |
| Maximum Low Level Output Current | 24mA | |
| Minimum Supply Voltage | 3V | |
| Maximum High Level Output Current | -3mA | |
| Translation | ECL to LVTTL | |
| Maximum Supply Voltage | 3.6V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Length | 5mm | |
| Standards/Approvals | No | |
| Series | MC100EPT2 | |
| Height | 1.5mm | |
| Automotive Standard | No | |
| 選取全部 | ||
|---|---|---|
品牌 onsemi | ||
Logic Family ECL | ||
Direction Type Uni-Directional | ||
Product Type Logic Level Translator | ||
Maximum Propagation Delay Time @ CL 2ns | ||
Mount Type Surface | ||
Package Type SOIC | ||
Number of Elements per Chip 2 | ||
Pin Count 8 | ||
Output Type LVTTL | ||
Logic Function Translator | ||
Maximum Low Level Output Current 24mA | ||
Minimum Supply Voltage 3V | ||
Maximum High Level Output Current -3mA | ||
Translation ECL to LVTTL | ||
Maximum Supply Voltage 3.6V | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Length 5mm | ||
Standards/Approvals No | ||
Series MC100EPT2 | ||
Height 1.5mm | ||
Automotive Standard No | ||
- COO (Country of Origin):
- PH
The MC100EPT25 is a Differential LVECL/ECL to LVTTL translator. This device requires +3.3V, -3.3V to -5.2V, and ground. The small outline 8-lead SOIC package and the single gate of the EPT25 make it ideal for applications which require the translation of a clock or data signal.
The VBB output allows the EPT25 to also be used in a single-ended input mode. In this mode the VBB output is tied to the D input for a inverting buffer or the D input for a non-inverting buffer. If used, the VBB pin should be bypassed to ground with at least a 0.01 μF capacitor.
1.1ns Typical Propagation Delay
Maximum Frequency > 275 MHz Typical
Operating Range: VCC = 3.0 V to 3.6 V, VEE = -5.5 V to -3.0 V, GND = 0 V
24mA TTL outputs
Q Output will default LOW with inputs open or at GND
VBB Output
Open Input Default State
Safety Clamp on Inputs
Pb-Free Packages are Available