onsemi, Logic Level Translator Translator 2 LVPECL/LVDS to LVTTL, 8-Pin TSSOP

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 管,共 100 件)*

TWD22,890.00

(不含稅)

TWD24,034.00

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2026年10月12日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。

單位
每單位
每管*
100 - 100TWD228.90TWD22,890.00
200 - 300TWD224.30TWD22,430.00
400 +TWD219.80TWD21,980.00

* 參考價格

RS庫存編號:
186-8834
製造零件編號:
MC100EPT26DTG
製造商:
onsemi
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

onsemi

Product Type

Logic Level Translator

Direction Type

Uni-Directional

Maximum Propagation Delay Time @ CL

800ps

Mount Type

Surface

Package Type

TSSOP

Number of Elements per Chip

2

Pin Count

8

Output Type

TTL

Logic Function

Translator

Maximum Low Level Output Current

24mA

Minimum Supply Voltage

3.6V

Maximum High Level Output Current

-3mA

Maximum Supply Voltage

3.6V

Translation

LVPECL/LVDS to LVTTL

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Series

MC100EPT2

Length

3.1mm

Height

1.95mm

Standards/Approvals

No

Automotive Standard

No

The MC100EPT26 is a 1:2 Fanout Differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package and the 1:2 fanout design of the EPT26 makes it Ideal for applications which require the low skew duplication of a signal in a tightly packed PC board. The VBB output allows the EPT26 to be used in a single-ended input mode. In this mode the VBB output is tied to the D0bar input for a non-inverting buffer or the D0 input for an inverting buffer. If used, the VBB pin should be bypassed to ground via a 0.01 uF capacitor.

1.4ns Typical Propagation Delay

Maximum Frequency > 275 MHz Typical

The 100 Series Contains Temperature Compensation

Operating Range: VCC = 3.0 V to 3.6 V with GND = 0 V

Open Input Default State

Safety Clamp on Inputs

24mA TTL outputs

Q Outputs will default LOW with inputs open or at VEE VBB Output

相關連結