Alliance Memory AS4C64M8D3-12BIN SDRAM 512 MB Surface, 78-Pin 8 bit FBGA
- RS庫存編號:
- 665-382
- 製造零件編號:
- AS4C64M8D3-12BIN
- 製造商:
- Alliance Memory
小計（1 件）*
TWD151.00
(不含稅)
TWD158.55
(含稅)
庫存資訊目前無法存取 - 請稍後再回來查看
單位 | 每單位 |
|---|---|
| 1 + | TWD151.00 |
* 參考價格
- RS庫存編號:
- 665-382
- 製造零件編號:
- AS4C64M8D3-12BIN
- 製造商:
- Alliance Memory
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Alliance Memory | |
| Memory Size | 512MB | |
| Product Type | SDRAM | |
| Organisation | 64M x 8 | |
| Data Bus Width | 8bit | |
| Maximum Clock Frequency | 800MHz | |
| Number of Bits per Word | 8 | |
| Number of Words | 64 | |
| Mount Type | Surface | |
| Package Type | FBGA | |
| Minimum Operating Temperature | -40°C | |
| Pin Count | 78 | |
| Maximum Operating Temperature | 95°C | |
| Height | 1mm | |
| Standards/Approvals | RoHS, JEDEC | |
| Length | 10.5mm | |
| Width | 8 mm | |
| Automotive Standard | No | |
| Minimum Supply Voltage | 1.425V | |
| Maximum Supply Voltage | 1.575V | |
| 選取全部 | ||
|---|---|---|
品牌 Alliance Memory | ||
Memory Size 512MB | ||
Product Type SDRAM | ||
Organisation 64M x 8 | ||
Data Bus Width 8bit | ||
Maximum Clock Frequency 800MHz | ||
Number of Bits per Word 8 | ||
Number of Words 64 | ||
Mount Type Surface | ||
Package Type FBGA | ||
Minimum Operating Temperature -40°C | ||
Pin Count 78 | ||
Maximum Operating Temperature 95°C | ||
Height 1mm | ||
Standards/Approvals RoHS, JEDEC | ||
Length 10.5mm | ||
Width 8 mm | ||
Automotive Standard No | ||
Minimum Supply Voltage 1.425V | ||
Maximum Supply Voltage 1.575V | ||
- COO (Country of Origin):
- TW
The Alliance Memory 512Mb DDR3 DRAM in a 78-ball FBGA package features a double data rate architecture for high-speed operation and is internally configured as an eight-bank DRAM. It is organized as 8Mbit x8 I/Os x8 banks and supports double-data-rate transfer rates of up to 1600Mb/sec per pin, making it ideal for general-purpose applications. The device complies with all key DDR3 DRAM specifications, with control and address inputs synchronized using a pair of externally supplied differential clocks.
8 internal banks for concurrent operation
8n-bit prefect architecture
Pipelined internal architecture
Precharge & active power down
Programmable Mode & Extended Mode registers
Burst type is Sequential and Interleave
Output Driver Impedance Control