STMicroelectronics STM32MP233CAJ3 ARM Cortex A35, ARM Cortex M33 Microprocessor STM32MP23xC/F 16 bit ARM V8-A, ARM V8-M
- RS庫存編號:
- 482-987
- 製造零件編號:
- STM32MP233CAJ3
- 製造商:
- STMicroelectronics
此圖片僅供參考，請參閲產品詳細資訊及規格
可享批量折扣
小計（1 件）*
TWD895.00
(不含稅)
TWD939.75
(含稅)
訂單超過 $1,300.00 免費送貨
暫時缺貨
- 從 2026年8月31日 發貨
**需要更多嗎？**輸入您需要的數量，然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位 | 每單位 |
|---|---|
| 1 - 4 | TWD895.00 |
| 5 + | TWD868.00 |
* 參考價格
- RS庫存編號:
- 482-987
- 製造零件編號:
- STM32MP233CAJ3
- 製造商:
- STMicroelectronics
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | STMicroelectronics | |
| Product Type | Microprocessor | |
| Series | STM32MP23xC/F | |
| Device Core | ARM Cortex A35, ARM Cortex M33 | |
| Data Bus Width | 16bit | |
| Instruction Set Architecture | ARM V8-A, ARM V8-M | |
| Maximum Clock Frequency | 1.5GHz | |
| Interface Type | I2S, Parallel, LPDDR4, I3C, I2C, FMC, Ethernet, DDR4, DDR3L, CAN FD, UART, SPDIF RX, SPI, SDM, SAI, USB 2.0, USART | |
| Package Type | TFBGA361 | |
| Minimum Supply Voltage | 1.71V | |
| Pin Count | 361 | |
| Maximum Supply Voltage | 3.6V | |
| Standards/Approvals | ECOPACK2, JEDEC | |
| Automotive Standard | No | |
| Number of Cores | 2 | |
| 選取全部 | ||
|---|---|---|
品牌 STMicroelectronics | ||
Product Type Microprocessor | ||
Series STM32MP23xC/F | ||
Device Core ARM Cortex A35, ARM Cortex M33 | ||
Data Bus Width 16bit | ||
Instruction Set Architecture ARM V8-A, ARM V8-M | ||
Maximum Clock Frequency 1.5GHz | ||
Interface Type I2S, Parallel, LPDDR4, I3C, I2C, FMC, Ethernet, DDR4, DDR3L, CAN FD, UART, SPDIF RX, SPI, SDM, SAI, USB 2.0, USART | ||
Package Type TFBGA361 | ||
Minimum Supply Voltage 1.71V | ||
Pin Count 361 | ||
Maximum Supply Voltage 3.6V | ||
Standards/Approvals ECOPACK2, JEDEC | ||
Automotive Standard No | ||
Number of Cores 2 | ||
- COO (Country of Origin):
- TW
The STMicroelectronics MPU with Dual Arm Cortex-A35 devices are based on the high-performance single or dual-core Arm Cortex-A35 64-bit RISC core operating at up to 1.5 GHz. The Cortex‑A35 processor includes a 32-Kbyte L1 instruction cache for each CPU, a 32-Kbyte L1 data cache for each CPU, and a 512-Kbyte L2 cache. The Cortex‑A35 processor uses a highly efficient 8-stage in-order pipeline that has been extensively optimized to provide full Armv8-A features while maximizing area and power efficiency.
Internal temperature sensors
Low power consumption
Clock management
Digital parallel interface up to 16 bit input or output
Two Octo-SPI memory interfaces
DDR memory retention in Standby mode
Controls for PMIC companion chip
相關連結
- STMicroelectronics STM32MP231FAJ3 ARM Cortex A35 Arm
- STMicroelectronics STM32MP231CAJ3 ARM Cortex A35 Arm
- STMicroelectronics STM32MP235CAJ3 ARM Cortex A35 64 Bit, ARM
- STMicroelectronics STM32MP233FAJ3 ARM Cortex A35 Thumb-2,
- STMicroelectronics STM32MP231DAJ3 ARM Cortex A35 ARM V8-M,
- STMicroelectronics STM32MP233DAJ3 ARM Cortex A35 64 Bit,
- STMicroelectronics STM32MP233AAJ3 ARM Cortex A35 Thumb-2,
- STMicroelectronics STM32MP233CAL3 ARM Cortex A35 Microprocessor STM32MP23xC/F 16 bit ARM V8-A 400 MHz 361-Pin VFBGA-361