Microchip, 8 bit PIC, PIC18F47Q43 Microcontroller, 64 MHz, 128kB FLASH, 44-Pin TQFP

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 托盤,共 160 件)*

TWD9,184.00

(不含稅)

TWD9,643.20

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2026年2月02日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
每托盤*
160 - 640TWD57.40TWD9,184.00
800 +TWD56.20TWD8,992.00

* 參考價格

RS庫存編號:
236-8945
製造零件編號:
PIC18F47Q43-I/PT
製造商:
Microchip
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

Microchip

Product Type

Microcontroller

Series

PIC18F47Q43

Package Type

TQFP

Mount Type

Surface

Pin Count

44

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

128kB

Maximum Clock Frequency

64MHz

RAM Size

8kB

Maximum Supply Voltage

5.5V

Minimum Operating Temperature

-40°C

Number of Programmable I/Os

36

DACs

1 x 8 Bit

Maximum Operating Temperature

85°C

Standards/Approvals

REACH, RoHS3

Width

1 mm

Length

10mm

Minimum Supply Voltage

1.8V

Program Memory Type

FLASH

Instruction Set Architecture

RISC

Automotive Standard

No

ADCs

35 x 12 Bit

The Microchip microcontroller features a 12-bit ADC with Computation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced capacitive touch sensing, averaging, filtering, oversampling and threshold comparison. This family showcases a new 16-bit PWM module which provides dual independent outputs on the same time base. Additional features include vectored interrupt controller with fixed latency for handling interrupts, system bus arbiter, Direct Memory Access (DMA) capabilities, UART with support for asynchronous, DMX, DALI and LIN protocols, SPI, I2C, memory features like Memory Access Partition (MAP) to support users in data protection and bootloader applications, and Device Information Area (DIA), which stores factory calibration values to help improve temperature sensor accuracy.

C Compiler optimized RISC architecture

64 MHz clock input

62.5 ns minimum instruction cycle

Six Direct Memory Access (DMA) Controllers

User programmable source and destination sizes

Hardware and software triggered data transfers

Vectored Interrupt capability

Selectable high/low priority

Fixed interrupt latency of three instruction cycles

Programmable vector table base address

Backwards compatible with previous interrupt capabilities

127-Level deep hardware stack

Low current power on reset (POR)

Configurable Power up timer (PWRT)

Brown out reset (BOR)

low power BOR (LPBOR) Option

Windowed Watchdog timer (WWDT)

Watchdog Reset on too long or too

相關連結