STMicroelectronics, 32 bit ARM Cortex M7, STM32F765VG Microcontroller, 216 MHz, 1024kB FLASH, 100-Pin LQFP

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計 23 件 (以盤裝提供)*

TWD12,581.00

(不含稅)

TWD13,210.05

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 195 件準備從其他地點送貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
23 - 44TWD547.00
45 +TWD538.00

* 參考價格

包裝方式:
RS庫存編號:
196-2051P
製造零件編號:
STM32F765VGT6
製造商:
STMicroelectronics
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

STMicroelectronics

Product Type

Microcontroller

Series

STM32F765VG

Package Type

LQFP

Mount Type

Surface

Pin Count

100

Device Core

ARM Cortex M7

Data Bus Width

32bit

Program Memory Size

1024kB

Maximum Clock Frequency

216MHz

RAM Size

512kB

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Standards/Approvals

No

Maximum Power Dissipation Pd

465mW

Number of Programmable I/Os

168

Width

14.2 mm

DACs

2 x 12 Bit

Height

1.45mm

Length

14.2mm

Minimum Supply Voltage

1.7V

ADCs

16 x 12 Bit

Program Memory Type

FLASH

Number of Timers

2

Automotive Standard

No

Instruction Set Architecture

RISC

COO (Country of Origin):
PH
The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a floating point unit (FPU) which supports Arm® double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security. The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.