Toshiba 74HC00D, Quad 2-Input NAND Logic Gate, 14-Pin SOIC
- RS庫存編號:
- 171-3372
- 製造零件編號:
- 74HC00D
- 製造商:
- Toshiba
可享批量折扣
小計（1 卷，共 2500 件）*
TWD14,500.00
(不含稅)
TWD15,225.00
(含稅)
訂單超過 $1,300.00 免費送貨
有庫存
- 2,500 件準備從其他地點送貨
**需要更多嗎？**輸入您需要的數量，然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位 | 每單位 | 每卷* |
|---|---|---|
| 2500 - 2500 | TWD5.80 | TWD14,500.00 |
| 5000 + | TWD5.60 | TWD14,000.00 |
* 參考價格
- RS庫存編號:
- 171-3372
- 製造零件編號:
- 74HC00D
- 製造商:
- Toshiba
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Toshiba | |
| Logic Function | NAND | |
| Mounting Type | Surface Mount | |
| Number of Elements | 4 | |
| Number of Inputs per Gate | 2 | |
| Package Type | SOIC | |
| Pin Count | 14 | |
| Logic Family | 74HC | |
| Maximum Operating Supply Voltage | 6 V | |
| Maximum High Level Output Current | -5.2mA | |
| Maximum Propagation Delay Time @ Maximum CL | 135 ns @ 50 pF | |
| Minimum Operating Supply Voltage | 2 V | |
| Maximum Low Level Output Current | 5.2mA | |
| Minimum Operating Temperature | -40 °C | |
| Dimensions | 8.95 x 3.9 x 1.38mm | |
| Width | 3.9mm | |
| Height | 1.38mm | |
| Length | 8.95mm | |
| Propagation Delay Test Condition | 50pF | |
| Output Type | Buffer, CMOS | |
| Maximum Operating Temperature | +125 °C | |
| 選取全部 | ||
|---|---|---|
品牌 Toshiba | ||
Logic Function NAND | ||
Mounting Type Surface Mount | ||
Number of Elements 4 | ||
Number of Inputs per Gate 2 | ||
Package Type SOIC | ||
Pin Count 14 | ||
Logic Family 74HC | ||
Maximum Operating Supply Voltage 6 V | ||
Maximum High Level Output Current -5.2mA | ||
Maximum Propagation Delay Time @ Maximum CL 135 ns @ 50 pF | ||
Minimum Operating Supply Voltage 2 V | ||
Maximum Low Level Output Current 5.2mA | ||
Minimum Operating Temperature -40 °C | ||
Dimensions 8.95 x 3.9 x 1.38mm | ||
Width 3.9mm | ||
Height 1.38mm | ||
Length 8.95mm | ||
Propagation Delay Test Condition 50pF | ||
Output Type Buffer, CMOS | ||
Maximum Operating Temperature +125 °C | ||
The 74HC00D is a high speed CMOS 2-INPUT NAND SCHMITT TRIGGER GATE fabricated with silicon gateC2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Pin configuration and function are the same as the 74HC00D but the inputs have 25% VCC hysteresis and with its schmitt trigger inputs, the 74HC132D can be used as a line receiver for slow input signals. All inputs are equipped with protection circuits against static discharge or transient excess voltage.
High speed: tpd = 6 ns (typ.) at VCC = 5 V
Low power dissipation: ICC = 1.0 μA (max) Ta = 25
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V
Low power dissipation: ICC = 1.0 μA (max) Ta = 25
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V