Nexperia 74LVC125APW,118, 4 4-Input Buffer & Line Driver Schmitt Trigger Input Logic Gate, 14-Pin TSSOP
- RS庫存編號:
- 170-8016
- 製造零件編號:
- 74LVC125APW,118
- 製造商:
- Nexperia
可享批量折扣
小計（1 卷，共 2500 件）*
TWD10,250.00
(不含稅)
TWD10,750.00
(含稅)
訂單超過 $1,300.00 免費送貨
庫存資訊目前無法查詢
單位 | 每單位 | 每卷* |
|---|---|---|
| 2500 - 10000 | TWD4.10 | TWD10,250.00 |
| 12500 + | TWD4.00 | TWD10,000.00 |
* 參考價格
- RS庫存編號:
- 170-8016
- 製造零件編號:
- 74LVC125APW,118
- 製造商:
- Nexperia
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Nexperia | |
| Logic Function | Buffer & Line Driver | |
| Product Type | Logic Gate | |
| Mount Type | Surface | |
| Number of Elements | 4 | |
| Number of Inputs per Gate | 4 | |
| Schmitt Trigger Input | Yes | |
| Package Type | TSSOP | |
| Pin Count | 14 | |
| Logic Family | 74LVC | |
| Input Type | Single Ended | |
| Maximum High Level Output Current | -24mA | |
| Minimum Operating Temperature | -40°C | |
| Maximum Propagation Delay Time @ CL | 6ns | |
| Maximum Operating Temperature | 125°C | |
| Standards/Approvals | No | |
| Length | 5.1mm | |
| Maximum Supply Voltage | 3.6V | |
| Series | 74LV | |
| Width | 4.5 mm | |
| Minimum Supply Voltage | 1.2V | |
| Height | 0.95mm | |
| Maximum Low Level Output Current | 24mA | |
| Automotive Standard | No | |
| Output Type | 3 State | |
| 選取全部 | ||
|---|---|---|
品牌 Nexperia | ||
Logic Function Buffer & Line Driver | ||
Product Type Logic Gate | ||
Mount Type Surface | ||
Number of Elements 4 | ||
Number of Inputs per Gate 4 | ||
Schmitt Trigger Input Yes | ||
Package Type TSSOP | ||
Pin Count 14 | ||
Logic Family 74LVC | ||
Input Type Single Ended | ||
Maximum High Level Output Current -24mA | ||
Minimum Operating Temperature -40°C | ||
Maximum Propagation Delay Time @ CL 6ns | ||
Maximum Operating Temperature 125°C | ||
Standards/Approvals No | ||
Length 5.1mm | ||
Maximum Supply Voltage 3.6V | ||
Series 74LV | ||
Width 4.5 mm | ||
Minimum Supply Voltage 1.2V | ||
Height 0.95mm | ||
Maximum Low Level Output Current 24mA | ||
Automotive Standard No | ||
Output Type 3 State | ||
The 74LVC125A consists of four non-inverting buffers/line drivers with 3-state outputs (nY) that are controlled by the output enable input (nOE). A HIGH at nOE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs.
Mixed 5 V and 3.3 V applications
Improved current drive and voltage level of signals
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
TTL input options
3-state output options
Overvoltage tolerant options
Registered options
Key applications
LCD TV
Cell phones
Industrial monitoring
STB
相關連結
- Nexperia 74LVC125APW Line Driver Logic Gate, 14-Pin TSSOP
- Nexperia 74HCT32PW Quad 2-Input OR Logic Gate, 14-Pin TSSOP
- Nexperia 74LVC32APW Quad 2-Input OR Logic Gate, 14-Pin TSSOP
- Nexperia 74LVC02APW Quad 2-Input NOR Logic Gate, 14-Pin TSSOP
- Nexperia 74HC125D Line Driver Logic Gate, 14-Pin SOIC
- Nexperia 74LVC132APW Quad 2-Input NAND Schmitt Trigger Logic Gate, 14-Pin TSSOP
- Nexperia 74LVC00APW Quad 2-Input NAND Schmitt Trigger Logic Gate, 14-Pin TSSOP
- Nexperia 74LVC08APW Single Ended, 14-Pin TSSOP