STMicroelectronics STGAP2SICDTR MOSFET Gate Driver, 4 A 36-Pin 5.5 V, SO-36W

此圖片僅供參考,請參閲產品詳細資訊及規格

可享批量折扣

小計(1 包,共 5 件)*

TWD508.00

(不含稅)

TWD533.40

(含稅)

Add to Basket
選擇或輸入數量
暫時缺貨
  • 185 件準備從其他地點送貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
每包*
5 - 5TWD101.60TWD508.00
10 - 95TWD99.60TWD498.00
100 - 245TWD97.60TWD488.00
250 - 495TWD95.60TWD478.00
500 +TWD93.60TWD468.00

* 參考價格

包裝方式:
RS庫存編號:
239-5534
製造零件編號:
STGAP2SICDTR
製造商:
STMicroelectronics
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

STMicroelectronics

Product Type

MOSFET

Output Current

4A

Pin Count

36

Fall Time

30ns

Package Type

SO-36W

Driver Type

MOSFET

Minimum Supply Voltage

3.1V

Maximum Supply Voltage

5.5V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

125°C

Standards/Approvals

No

Series

STGAP

Automotive Standard

No

The STMicroelectronics STGAP2SiCD is a dual gate driver for SiC MOSFETs which provides galvanic isolation between each gate driving channel and the low voltage control and interface circuitry. The gate driver is characterized by 4 A current capability and rail-to-rail outputs, making it suitable for mid and high power applications such as power conversion and industrial motor drivers inverters. The separated output pins allow to independently optimize turn-on and turn-off by using dedicated gate resistors, while the Miller CLAMP function allows avoiding gate spikes during fast commutations in half-bridge topologies. The device integrates protection functions: dedicated SD and BRAKE pins are available, UVLO and thermal shutdown are included to easily design high reliability systems.

4 A Miller CLAMP

UVLO function

Configurable interlocking function

Dedicated SD and BRAKE pins

Gate driving voltage up to 26 V

3.3 V, 5 V TTL/CMOS inputs with hysteresis

Temperature shutdown protection

Standby function

6 kV galvanic isolation

Wide Body SO-36W

In half-bridge topologies the interlocking function prevents outputs from being high at the same time, avoiding shoot-through conditions in case of wrong logic input commands. The interlocking function can be disabled by a dedicated configuration pin, allowing independent and parallel operation of the two channels. The input to output propagation delay results are contained within 75 ns, providing high PWM control accuracy. A standby mode is available in order to reduce idle power consumption.

相關連結